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Abstract—This letter reports a study on the effect of a hy-
drogen anneal after silicon pillar etch of surround-gate vertical
MOSFETs intended for RF applications. A hydrogen anneal at
800 ◦C is shown to give a 30% improvement in the drive current
of 120-nm n-channel transistors compared with transistors with-
out the hydrogen anneal. The value of drive current achieved is
250 μA/μm, which is a record for thick pillar vertical MOSFETs.
This improved performance is obtained even though a sacriﬁcial
oxidation was performed prior to the hydrogen anneal to smooth
the pillar sidewall. The values of subthreshold slope and DIBL are
79 mV/decade and 45 mV/V, respectively, which are signiﬁcantly
better than most values reported in the literature for comparable
devices. The H2 anneal is also shown to decrease the OFF-state
leakage current by a factor of three.
Index Terms—Fillet local oxidation (FILOX), hydrogen anneal,
vertical MOSFET.
I. INTRODUCTION
S
URROUND-GATE thick pillar vertical MOSFETs are be-
ing researched because they offer a high drive current
per unit silicon area and can be easily integrated in a mature
CMOS technology for low-cost RF transistors [1]–[5]. One
of the challenges of vertical MOSFETs for this application is
susceptibility to surface roughness and etch damage on the
sidewalls of the silicon pillar. Sidewall roughness and etch
damage are caused by lithography and reactive ion etching
(RIE) processes and give rise to mobility degradation due to
surface roughness scattering. Dry etch damage also occurs
during polysilicon gate etch, and we have recently shown how
the device architecture and the Fillet local oxidation (FILOX)
process can be optimized to eliminate damage during gate etch
[6]. Pillar sidewall roughness is usually reduced by means of
sacriﬁcial oxidation, which has the effect of smoothing the
sidewall surface. The surface morphology of silicon is also
known to be affected by hydrogen (H2) annealing and has
been investigated in the past for FinFET technology [7]. At
nanometer pillar dimensions, the smoothing of the ﬁn surface
is easily achieved by H2 anneal, but in thick pillar vertical
MOSFETs, it is not clear that the H2 anneal will have such
a signiﬁcant beneﬁcial effect. To date, there have been no
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Fig. 1. Cross-sectional SEM image of the completed surround-gate vertical
MOSFETs (a) without and (b) with H2 anneal.
reports in the literature on the effects of such annealing on the
performance of vertical MOSFETs.
In this letter, we, therefore, report, for the ﬁrst time, the effect
of H2 annealing on the characteristics of vertical MOSFETs
with large pillar dimensions. It is shown that H2 annealing
gives a signiﬁcant improvement in drive current even after
a sacriﬁcial oxidation has been performed. H2 annealing of
120-nm n-MOSFETs also has an excellent subthreshold slope
of 79 mV/decade and a DIBL of 45 mV/V.
II. DEVICE FABRICATION
Boron-doped (0.75–1.25 Ω · cm) (100) wafers were taken as
the starting material, and a p-type body was formed by boron
implantation (2 × 1014 cm−2, 100 keV) and a thermal drive in.
Then, oxide “hard mask” was formed, and RIE was used to
deﬁne a 350-nm Si pillar. To eliminate the dry etch damage
and to reduce the surface roughness on the pillar sidewall, a
20-nm oxide layer was grown by dry oxidation at 900 ◦C and
was stripped off using an HF dip. The H2 anneal was performed
for 3 min in an ASM Epsilon II epitaxial reactor in 100% H2 at
a pressure of 40 torr and a temperature of 800 ◦C. Then, a so-
called Frame-gate FILOX vertical MOSFET was implemented
in these Si pillars in a mature CMOS technology using 0.5-μm
SCMOS design rules, full details of which are given in [6].
III. RESULTS
Fig. 1 shows the cross-sectional SEM micrographs of
the completed Frame-gate vertical MOSFET (a) without and
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Fig. 2. Comparison of output characteristics of 120-nm n-channel surround-
gate vertical MOSFETs with and without a H2 anneal during the DOT mode of
operation.
Fig. 3. Transfer characteristics of 120-nm n-channel surround-gate vertical
MOSFETs with and without H2 anneal during the DOT mode of operation.
( b )w i t haH 2 anneal after stain etch. No signiﬁcant difference
in the pillar height and width could be found for the devices
with and without a H2 anneal. The devices exhibit identical
values of junction depth (190 nm) and channel length (120 nm).
Similarly, high magniﬁcation images showed no discernable
difference in pillar shape after H2 anneal.
Fig. 2 shows the output characteristics of 120-nm surround-
gate vertical MOSFETs with and without H2 anneal during
the drain-on-top (DOT) mode of operation. The H2 annealed
transistor shows a signiﬁcantly improved drive current in com-
parison to the device without H2 anneal. The drive currents for
a gate voltage overdrive of 1 V and a VDS of 1.5 V are found to
be250and190μA/μmfordeviceswithandwithoutH2 anneal,
respectively, indicating a 30% drive current improvement. Mea-
surements were performed on multiple transistors with a variety
of different channel widths, and a similar 30% improvement in
performance was observed at all widths. A similar trend was
also observed for source-on-top (SOT) operation.
Fig. 3 shows the transfer characteristics of 120-nm surround-
gate vertical MOSFETs during the DOT mode of operation. For
the device without H2 anneal, a subthreshold slope of 80 mV/
decade and a DIBL of 40 mV/V are observed. For the H2 an-
nealed device, a similar subthreshold characteristic is observed
with a subthreshold slope and DIBL of 79 mV/decade and
45 mV/V, respectively. However, the H2 anneal appears to have
TABLE I
COMPARISON OF RESULTS OF THE 120-nm SURROUND-GATE VERTICAL
MOSFETs WITH AND WITHOUT H2 ANNEAL WITH REPORTED RESULTS
FROM THE LITERATURE. Ion HAS BEEN CALCULATED FOR VDS = VDD
AND FOR A 1-V GATE OVERDRIVE.T O ENSURE A MEANINGFUL
COMPARISON,F ULLY DEPLETED THIN PILLAR VERTICAL
MOSFETs ARE EXCLUDED FROM THE TABLE
reduced the threshold voltage (VT). While the device without
H2 anneal exhibited a threshold voltage of 0.28 V, the threshold
voltage of the H2 annealed device is found to be reduced to a
valueof0.20V.H2 annealingalsoreducesthe OFF-stateleakage
current which is around a factor of three for a drain bias of
50 mV. A similar effect of the H2 anneal is observed for SOT
mode of operation.
IV. DISCUSSION
Theaforementioned resultsshowthatthebeneﬁcial effects of
H2 anneal can be exploited on thick pillar vertical MOSFETs
suitable for RF applications in a mature CMOS technology.
Table I compares the electrical results of our vertical MOSFETs
with other such devices reported in the literature. As can be
seen, the H2 annealed device has a state-of-the art value of drive
current, as well as maintaining excellent values of subthreshold
slope and DIBL. While the majority of the devices exhibits a
drive current of ≤ 200 μA/μm at the bias conditions presented
in Table I, the H2 annealed device exhibits a drive current of
250 μA/μm even though the device has a slightly longer
channel length of 120 nm. We have also compared the silicon
area of our fabricated vertical MOSFETs with comparable
lateral MOSFETs using 0.5-μm design rules, and it is found
that the vertical MOSFETs give a 53% area saving for a 36-μm
channel width. The peak transconductances (GM) of H2 an-
nealed transistors were measured, and the values of 1.4 × 10−3
and 1.1 × 10−2 A/V were obtained for VDS = 0.05 and 1 V,
respectively, which are noticeably better than those reported
for planar MOSFETs with comparable 0.5/0.7-μm technology
[8], [9] and also better than some aggressively scaled planar
MOSFETs reported in [9] and [10]. This beneﬁcial effect of
the H2 anneal could be integrated with our recently reported
FILOX process for overlap capacitance reduction and silicida-
tion process for S/D series resistance reduction [5] to deliver a
signiﬁcant beneﬁt from VMOS devices for RF applications in
mature lateral CMOS technologies.
The improved drive current in the 120-nm H2 annealed
device can be explained by surface smoothing due to the H2
anneal and also by reduction of the interface state density (Dit)
[7]. Hence, the mobility degradation associated with surface
roughness scattering is reduced, thereby giving a drive current
improvement.However,theH2 annealalsogivesaVT reductionHAKIM et al.: IMPROVED DRIVE CURRENT IN RF VERTICAL MOSFETS USING HYDROGEN ANNEAL 281
Fig. 4. Measured pillar sidewall capacitance (CPL SIDEWALL) as a function
of voltage. Results are presented for capacitors with and without H2 anneal.
of around 80 mV. Such a reduction of VT has also been reported
for H2 annealed FinFETs in the past and has been explained
by the loss of ﬁn width and height due to the H2 anneal
[7]. However, Fig. 1 shows that, for the thick pillar vertical
MOSFETs of this letter, there is no noticeable loss of pillar
height and width due to the H2 anneal, and hence, VT reduction
in these devices merits discussion.
Fig. 4 shows CPLSIDEWALL measured at 1 MHz as a
function of gate voltage for pillars with and without H2 an-
neal. These measurements were performed on sidewall test
capacitors, which were realized by dry etching of the gate
polysilicon. As can be seen, the accumulation capacitance in
the H2 annealed capacitor is signiﬁcantly higher than that in the
unannealed capacitor. The gate oxide leakage currents in the
two types of capacitors are identical, and hence, this implies
that the gate oxide in the H2 annealed capacitor is thinner than
that in capacitors without H2 anneal. This is understandable as
a rough surface, and dangling bonds usually favor oxidation.
Using the method described in [11], the estimated gate oxide
thicknesses are found to be 2.6 and 2.8 nm for the devices
with and without H2 anneal, respectively. A 0.20-nm reduction
of oxide thickness accounts for approximately half (36 mV)
of the observed 80-mV VT reduction and contributes to only
8% of the observed drive current improvement. The rest of the
44 mV of VT reduction can be explained by a reduction in the
acceptor-type interface state density in the upper half of the Si
bandgap, as can be seen from the slightly steeper slope and
reduced CPLSIDEWALL in inversion for the hydrogen annealed
capacitor (inset in Fig. 4). Evidence of such a reduction in
Dit is also apparent from the reduced OFF-state leakage of
the H2 annealed transistor (Fig. 3), as interface states are
known to enhance GIDL in MOSFETs [12]. The symmetry in
the observed GIDL and VT reductions during DOT and SOT
operation of the H2 annealed transistors implies a similar Dit
reduction at the pillar top and bottom. A lower Dit near the S/D
regions would reduce GIDL, while a reduced Dit in the channel
would affect VT. A rough estimation of the Dit reduction can
be obtained from the VT reduction in the H2 annealed transistor
which is found to be 3.5 × 1011 cm−2. Theoretically, such a
reduction of Dit has a minor effect on the subthreshold slope
(1.5 mV/decade).
V. C ONCLUSION
Hydrogen anneal at 800 ◦C has been applied after silicon
pillar etch and sacriﬁcial oxidation to improve the surface
roughness of thick pillar vertical MOSFETs suitable for RF
applications in a mature CMOS technology. It has been shown
that the hydrogen anneal gives a signiﬁcantly increased drive
current and a three times lower OFF-state leakage. For 120-nm
channel length transistors, the hydrogen anneal gives a 30%
improvement in drive current in comparison to devices without
the hydrogen anneal. The values of drive current achieved
constitute the state of the art for thick pillar vertical MOSFETs.
The transistors also have an excellent subthreshold slope of
79 mV/decade and a DIBL of 45 mV/V. The electrical results
show that the hydrogen anneal has reduced the threshold volt-
age by approximately 0.08 V. Capacitance/voltage measure-
ments have shown that this can be explained by a combination
of a thinner gate oxide and a reduced acceptor-type interface
state density on the hydrogen-smoothed pillar sidewall.
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